**Practical: 4**

**Aim: To implement various 4-bit arithmetic Micro-operations using arithmetic unit.**

**Theory:**

Arithmetic micro operation of the form L: RA a (RA + RB) refers to two data items contained in RA and RB input to a parallel adder with the result begin stored back in RA (Fig.). Loading of the result in RA is subject to the availability of the control signal designed as L (that is load control of RA). Note that adder begin a combinational logic, the adder output is available providing AND word gates on the data paths from RA and RB to the adder under the control signal C (Fig.) the control signal ‘C’ and 2’s complement are at logic ‘0’ for add operation.

The subtract micro operation L: RA a (RA – RB) in 2’s complement arithmetic has the form LA : RA a RA + RB + 1 where RB is 1’s complement of RB the hardware implementing both Add/Subtract operation is shown if Fig. Where the control signals ‘C’ and 2’s complement are at logic ‘1’ for subtract operation and ‘0’ for add operation. The EX-OR word gate inverts the content of RB circuit in Fig. is so designed that it can support both 1’s and 2’s complement of RB as input to the adder.


The other common arithmetic micro operations are increment, decrement, 1’s complement, 2’s complement etc. Each of these operations can be implemented with the help of multiple micro operations on the structure of Fig.

Prepare a table for above operations and write micro operation and control signal for given fig.

For Example:

|  |  |  |
| --- | --- | --- |
| **Operation** | **Micro-operation** | **Control signal** |
| Increment | RB a 1 | Set R­B to 1 |
|  | RA a RA + RB | Set C to 0 |
|  |  | LA at RA |


**Circuit Diagram:**

****

**Table of Micro-operation:**

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Operations** | **Input** | | | | | | | | | | **Output** | | | |
| **RA0** | **RA1** | **RA2** | **RA3** | **RB0** | **RB1** | **RB2** | **RB3** | **C** | **2’S** | **RY0** | **RY1** | **RY2** | **RY3** |
| **ADD RA, RB** | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| **SUB RA, RB** | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| **Increment RA** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| **Decrement RA** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| **Increment RB** | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| **Decrement RB** | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | - | - | - | - | - | - |
| **1’s complement RA** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | - | - | - | - | - | - |
| **2’s complement RA** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | - | - | - | - | - | - |
| **1’s complement RB** | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| **2’s complement RB** | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| **Transfer RA** | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| **Transfer RB** | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

**Practical Circuit Diagram:**

****